Based on the bit pair ( a i , b i ) truth table, the carry propagate p i and carry generate gi have dominated the carry-lookahead formation process for more than two decades. This paper presents a new scheme in which the new carry propagation is examined by including the neighboring pairs (ai, bi; ai+,, b,+l). This scheme not only reduces the component count in design, but also requires fewer logic levels in adder implementation. In addition, this new algorithm oflers an astonishingly uniform loading in fan-in and fan-out nesting.
Introduction
The traditional recursive formula for carry propagation has dominated the carry handling process in the computer industry for more than two decades. Today, adder designs based on a similar technique include Amdahl V6, IBM 168, and IBM 3033.
The recursive formulation of carry is based on the bit pair (ai, bi) truth table. By examining the local bit pair, carry propagate p i and carry generate gi are formed. The high-order carries are generated by nesting the p i and g, together. By considering the adjacent bit pairs (a,, bi; ai+l, bi+l), a new recursive formula is obtained for new carry propagation. The comparison between this new scheme and the existing scheme will be discussed in the following sections. The detailed implementation, circuits, and logic level count are also included. Surprisingly, this method offers an astonishingly uniform loading in fan-in/ fan-out nesting.
The formation of new carry and sum
This paper introduces a new approach to represent the new carry formation and propagation based on the concept of the complementing signal which was introduced in 1%5 [I] . To examine the impact of this complementing signal in performing binary addition and complementing signal look-ahead, one should evaluate the formation of H i and Hi+, as a function of neighboring bit pairs ( i , i + 1). Let us consider adding two binary numbers A and B together, where
The relation among the new carry (Hi, Hi+,) and the neighboring bit pairs (ai, b,; ai+l, bi+J can be expressed as in Table 1 [l]; all of these are generated by ai, b, or transmitted through the low-order bits, i + 1, i + 2, . . ., with the transmitting-enable switch ON. This signal or new carry can only be terminated when the inhibitor is ON (ai+l + bi+, = 0). H , plays both regular carry and complementing signal roles in performing binary addition. By grouping all the H i , we obtain Hi = f ( l , 2, 3, 5, 6, 7, 9, 10, 1 1 , 12, 13, 14, 15) = aibi + Hi+l(Gi+lbi+l + ai+,Li+, + ai+,bi+,) = aibi + Hi+l(ai+l + bi+,) = ki + H,+,T,+, , (1) where ki is the new complementing signal, Hi+, is the previous complementary signal, and Ti+, is the previous carry enable switch or the previous stage propagate.
Equation ( 
(2)
We have obtained a set of recursive formulae for both new cany Hi and sum Si. They are different from the conventional process. Before discovering the difference, let us examine the carry-look-ahead process.
New carry-look-ahead
For ease of discussion. let us consider i = 31. We have
By substituting i = 30, 29, and 28 in (3a), we obtain
By following a similar process, we obtain The asterisk of HT6 represents the fact that HT6 can be implemented with one level of logic. Based on current switching technology, both fan-in and fan-out are equal to four with eight-emitter dotting; H,, can be implemented with two levels of logic.
Comparison with the existing scheme
Based on the local bit pair (a,, b,), carry C, and sum Si can be written in the form = g16 + p16(g17 + p17g18 + p17p18g19 + p17pl@19c20)
( 1 1) where GI, and are the grouping of the following terms:
Similarly, C16 can be written in terms of CZ8:
Equations (6), (7), and (8) are similar to ( l l ) , (12), and (13); however, H*16 can be implemented with one level of logic, whereas G,, cannot. By expanding (7) and (12) we 158 obtain Equation (14) contains eight terms, whereas (15) contains fifteen. With current available technology, the former can be implemented with one level of logic (this is shown in detail in the next section); the latter can only be implemented with two levels of logic.
Let us further examine the ith-digit carry formation. For (l), the carry is generated by local complementing signal k,, and the remote carry Hi+, is controlled by remote bit pair (ai+l + 6i+1); whereas for (lo), the carry is generated by local carry g,, and the remote carry C,+, is controlled by local bit pair (a, + b,) . From the carry-lookahead point of view, (1) offers faster resolution, whereas the latter is one stage slower. That is why (14) contains only eight terms, and (15), fifteen.
To illustrate the step-by-step operation, two examples are given. 
Hi

00000000111111111111111100111111
The sum digit Si is implemented in parallel with Hi; the result of Hi will force Si to select one value between Hi = 0 and Hi = 1:
Si
0000000011011000110100000111OOOO
This example demonstrates that it is possible to implement a 32-bit adder with three levels of logic with the hardware constraints indicated in the previous section. The detailed implementation of Si is discussed in the next section. 
101111010111
To implement the carry-save adder (CSA) requires one level of logic:
OOOOOOOOOO001O1OOOO1OllllOlllllO
Implementation of ki and Ti requires one additional level of logic:
ki OOOOOOOOOOOO10000001OlOlOOO1OOOO
Ti
00000000000110101111011111111111
Implementation of the complementary signal requires one level of logic to group ki and Ti together:
Hi
00000000001110011111111111110000
The address digit Si is implemented in parallel with Hi; the result of Hi will force S, to select one value between Hi = 0 and 1:
Si 00000000001000110000110100001111
This example demonstrates that the AGEN adder can be implemented with four rather than six levels of logic, as is the case in current machine organization. The detailed implementation of Si (the address) is discussed in the next section. The logic implementation of every fourth bit (i = 3 1,27,23, 19, 16, 15, 11,7,3,0) is shown in the Appendix of this paper.
Implementation
The detailed implementation can be divided into two categories: binary addition and subtraction, and address generation.
e Addition and subtraction Equation (3b) is a general representation of the new carry-look-ahead process. For ADDITION, k3, = 0; therefore, the fifth term in (3b) is dropped and H z , can be written as
( 4 4 For SUBTRACTION, there is a HOT ONE carry input from bit 31; thus Hz, can be written as
Equation ( + (a32 + b 3 2 ) (~3 1 V b31) .
For i = 0, we obtain 
By substituting (21) for ( 
Similarly, we obtain H4 and H,:
H, = HZ + I,*H,* + I;I,*H;~ + I,*I;IT~,,; 
By substituting Eqs. (22), (23), and (24) for Eqs. (18), (19), (20), and (21) The hardware implementation of So is included in the Appendix.
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HUEY LING Equation (9) has indicated that H,, can be implemented with two levels of logic. Let us examine the individual terms of So. It is clearly pointed out that they also require only two levels of logic to be implemented. That is to say, when H,, is ready, So can be obtained by using one additional level of logic. We have proved, by using current switching logic, that one can implement a 32-bit adder by consuming only three levels of logic.
Address generation
In the address generation process, we are dealing with positive numbers only. Therefore, k,, = 0. The output of the (3, 2) carry-save adder provides the si and ci+, corresponding to the ai and b, bit pairs. In addition, Xi and B, both are 32 bits in length. However, Di has only a 12-bit width. For i = 0-18, the output of the carry-save adder has a special pattern; si and ci+, will not have the form 111-101-1111-11 101-111-1111-11.
In general, the output of CSA will appear as The detailed implementations for i from 0, 3, 7, 11, 15, 16, 19, 23, 27 , and 31 are shown in the Appendix.
Summary
It is intended in this paper to speed up the carry propagation for examining two bit pairs. The formulation of H*,, contains eight terms as compared to that of the regular carry-look-ahead process, where G , , contains fifteen terms. It is possible to implement H*,, with one level of logic, whereas it is not possible with G16p. The formulation of sum Si in this new process will contain slightly more terms; however, they are not in the critical path. 
